



**1/4" HD class Bayer Chip  
CMOS Image Sensor with 1280x800 Pixel Array**

**PS5100K**

**Rev 0.0**

**Last Update : 10. June. 2015**

6th Floor, 105, Gwanggyo-ro, Yeongtong-gu, Suwon-si, Gyeonggi-do, 443-270, Korea  
TEL +82-31-888-5300 | FAX +82-31-888-5370

**Copyright 2014. Pixelplus Co., Ltd.  
ALL RIGHTS RESERVED**

## ▶ Features

- ▷ 1344 x 848 Effective pixel array with RGB bayer color filters and micro-lens.
- ▷ Power supply : HVDD/AVDD=3.3V
- ▷ Input. Clock Frequency : 27MHz
- ▷ Output
  - ◆ Digital Output format
    - 10bits RGB Raw Bayer
  - ◆ Digital Output interface
    - sub-LVDS
    - 10 bits parallel
- ▷ Frame size, window size and position can be programmed through a 2-wire serial interface bus
- ▷ High Image Quality  
And Ultra low light performance
- ▷ Chip Address Selection PAD
- ▷ Horizontal / Vertical mirroring
- ▷ cropping
- ▷ Software Reset
- ▷ Crystal input support
- ▷ On chip regulator for DVDD
- ▷ CLCC/PLCC Package type supports

<b>Pixel Size</b>	3.00 um x 3.00 um
<b>Effective Pixel Array</b>	1344 (H) x 848 (V)
<b>Effective Image Area</b>	4.032 mm x 2.544 mm
<b>Optical Format</b>	1/4 inch
<b>Input Clock Freq.</b>	27MHz
<b>Output Clock Freq.</b>	74.25 MHz @ 10 bit parallel 111.375 MHz @ 4ch LVDS 148.5 MHz @ 3ch LVDS
<b>Output Format</b>	10 bits RGB Raw Bayer
<b>Max. Frame rate</b>	60 fps
<b>Dark Signal</b>	15.0 [mV/sec ] @ 60°C
<b>Sensitivity</b>	2.5 [V/Lux.sec]
<b>Power Supply</b>	Analog & IO : 3.3V Core : 1.5V (on chip LDO)
<b>Power Consumption</b>	122.1 mW @ Dynamic 485.1 uW @ Standby
<b>Operating Temp.</b> (Fully Functional Temp)	-30 ~ 80 [°C]
<b>Dynamic Range</b>	69 [dB]
<b>SNR</b>	43.3 [dB]


[Table 1] Typical Parameters

## ▶ Signal Environment

PS5100K don't have tolerant Input pads. The input signal must be equal to HVDD for stable operation. If the power of input signal is higher than recommended, it may flow leakage current by short circuit path in the input PADS.

## ▶ Chip Architecture

PS5100K has 1344 x 848 effective pixel array and column/row driver circuits to read out the pixel data progressively. CDS circuit reduces noise signals generated from various sources mainly resulting from process variations. Pixel output is compared with the reset level of its own and only the difference signal is sampled, thus reducing fixed error signal level. Each of R, G, B pixel output can be multiplied by different gain factors to balance the color of images in various light conditions. The analog signals are converted to digital forms one line at a time and 1 line data are streamed out column by column. Internal functions and output signal timing can be programmed simply by modifying the register files through 2-wire serial interface.



[Fig. 1] Block Diagram



6th Floor, 105, Gwanggyo-ro, Yeongtong-gu, Suwon-si, Gyeonggi-do, 443-270, Korea  
TEL +82-31-888-5300 | FAX +82-31-888-5370